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CLIC is a proposed linear e+e− collider with center-of-mass energies of up to 3 TeV. Its main
objectives are precise top quark, Higgs boson and Beyond Standard Model physics. In addition to
spatial resolutions of a few micrometers and a very low material budget, the vertex and tracking
detectors also require timing capabilities with a precision of a few nanoseconds to allow suppres-
sion of beam-induced background particles. Different technologies using hybrid silicon detectors
are explored for the vertex detectors, such as dedicated 65 nm readout ASICs, small-pitch sensors
as well as bonding using anisotropic conductive films. Monolithic sensors are the current choice
for the tracking detector, and a prototype using a 180 nm high-resistivity CMOS process has been
designed and produced, and is currently under evaluation. Different designs using a silicon-on-
insulator process are under investigation for both vertex and tracking detector. All prototypes are
tested in laboratory and beam tests, and newly developed simulation tools combining Geant4 and
TCAD are used to assess and optimize their performance. This contribution gives an overview of
the R&D program for the CLIC vertex and tracking detectors, highlighting new results from the
prototypes.
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1. Introduction
The Compact Linear Collider (CLIC) [1, 2, 3] is a proposed e+e− linear collider at CERN
for the era beyond HL-LHC. Its main objectives are precise top quark, Higgs boson and Beyond
Standard Model physics. The construction is planned in three energy stages of 380 GeV, 1.5 TeV
and 3 TeV. The accelerator employs a novel and unique two-beam acceleration method: A high-
current, low-energy drive beam is used to accelerate the high-energy main beam by transferring
energy from one beam to the other in normal-conducting so-called two-beam modules. Using
this technique, acceleration gradients of more than 100 MV/m can be achieved. A detector to
be operated at the collision point of CLIC is being developed by the CLIC Detector & Physics
(CLICdp) collaboration, and an advanced detector model has been presented [4, 5].
This contribution focuses on the research and development undertaken for the vertex and track-
ing detector technologies of the experiment. The document is structured as follows. Section 2 de-
scribes the experimental conditions at the collision point with a focus on the parameters relevant for
the vertexing and tracking system. The currently envisaged layout of these detectors is described
in Section 3. Subsequently, recent results from the investigation of hybrid (Section 4) and mono-
lithic (Section 5) silicon detectors are presented. Section 6 describes several tools developed as part
of the CLIC vertex & tracking detector R&D and available to other users within the community.
Finally, Section 7 provides a summary and an outlook to further developments.
2. Experimental Conditions at CLIC
CLIC operates in bunch trains with a repetition rate of 50 Hz. At 3 TeV there are 312 bunches
within each train with a bunch-to-bunch separation of 0.5 ns. In order to reach high luminosities
of L = 5.9×1034 cm−2 s−1, the beams are focused at the interaction point to a transverse size of
about σx = 40nm and σy = 1nm. The bunches of these nanometer beams create so-called beam-
strahlung by interacting with the strong fields of the oncoming bunch. The resulting beam-induced
background consists of e+e− pairs as well as charged and neutral hadrons and is predominantly
emitted along the beam axis. The flux of background particles defines the minimum size of the
outgoing beam pipe and the inner detector layers as well as the granularity of these detectors to
keep the occupancy below 3 % per bunch train.
The very short bunch spacing as well as the number of background particles from beam-
strahlung drives the timing requirements for the detector systems. For the vertex and tracking
detectors, a single-hit time resolution of about 5 ns is required in order to efficiently separate beam-
induced background, present throughout the full bunch train, from the hard physics event.
Owing to the low duty cycle of the accelerator, the detector has to be active only 156 ns of the
20 ms cycle. This allows for reading out all data recorded during the bunch crossings without a
trigger. Furthermore, it enables power pulsing, i.e. switching detector components to a low-power
state between bunch trains in order to reduce power consumption and therefore heat dissipation.
3. Vertex & Tracking Detectors at CLIC
The layout of the vertex and tracking detectors are driven by the experimental conditions
described above as well as the requirements arising from full-simulation physics studies.
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600 mm
(a) Vertex detector with barrel and spiral end disks
4.4 m
(b) inner and outer tracking detector
Figure 1: Designs for the CLIC vertex and tracking detectors as implemented in the CLICdet
detector model. The drawings show the respective detectors as well as the beam pipe. From [3, 4]
3.1 Vertex Detector
The design of the vertex detector is strongly driven by flavor tagging. The goal is to build
a detector which contains minimal scattering material of less than 0.2 % X0 per detection layer,
combined with a high single-point resolution of σSP ≈ 3µm. To reach the ambitious material
budget goal of the detector, the power consumption is limited to below 50 mW/cm2 to allow for
forced air-flow cooling [6]. This limit is reached by means of power pulsing. The detector front-
ends are switched to a low power stand-by mode between the bunch trains as will be discussed in
more detail in Section 4.
The current prototype design comprises hybrid pixel detectors, arranged in three double layers
in the barrel and three double disks at each end as shown in Figure 1a. The inner barrel layer is
constrained to a minimum of 31 mm by the beam-induced backgrounds. The disks are spirally
shaped to direct the airflow through the detector for optimum cooling performance. Each sensor
layer consists of 50 µm active silicon sensor plus 50 µm of silicon for the readout ASIC, the pix-
els are foreseen to have a pitch of 25 µm×25 µm to cope with the expected background particle
occupancies at 3 TeV collisions. This layout amounts to an active surface area of 0.84 m2.
3.2 Tracking Detector
The figures of merit for the tracking detector are a good momentum resolution and a high
tracking efficiency. The required single-point resolution in the transverse plane has been esti-
mated to σSP ≈ 7µm from full Monte Carlo simulations while the maximum allowed granularity
in longitudinal direction of 1− 10mm is determined by the occupancy arising from background
particles [7]. With a total length of 4.4 m, the material budget of the detector is not only driven
by the reduction of multiple scattering but also by the required rigidity of the structure holding the
sensor modules. Currently, monolithic silicon detectors with elongated pixels and a thickness of
up to 200 µm including electronics are under investigation as sensor technology.
The current design foresees leakless water cooling to room temperature and a lightweight
support structure which amounts to a combined material budget of 1− 2%X0 per detector layer.
The detector layout currently foreseen comprises six barrel layers and seven endcap layers with a
total active area of approximately 140 m2 as indicated in Figure 1b.
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4. Hybrid Pixel Detectors
Hybrid pixel detectors consist of two separate silicon layers, one being the sensor and the
other the readout ASIC housing the front-end electronics. This separation allows to use available
and well-understood technologies for both wafers. The sensor on one hand is produced in high-
resistivity silicon with segmented electrodes, and high bias voltages can be applied to fully deplete
the volume. The CMOS readout chip on the other hand can be designed using mixed-mode CMOS
circuits with small feature sizes to incorporate extensive functionality into the individual pixel cells.
In most cases, solder bumps act as interconnects between the two wafers, and bump bonding with
small pixel pitches of down to 25 µm has been achieved [4].
The downside of this approach is the requirement for bump bonding, which is a limiting factor
for both the pixel pitch and the device thickness due to the bump size and bonding process. Fur-
thermore, bump bonding is a cost driving factor in manufacturing of hybrid pixel detector modules.
For the CLIC detector studies, several dedicated hybrid prototypes have been designed and
tested in laboratory and test beam measurements in order to identify challenges and to qualify
technologies for the requirements outlined above.
4.1 The CLICpix2 Prototype
The CLICpix2 prototype is the latest hybrid pixel detector ASIC designed to meet the CLIC
vertex detector requirements [8]. It is fabricated in a 65 nm CMOS process and shares some de-
sign features with the ASICs from the Timepix/Medipix chip family. It features an active area of
3.2 mm×3.2 mm housing 128×128 pixels with a pitch of 25 µm×25 µm. Each pixel is equipped
with a 5-bit time-over-threshold (ToT) and 8-bit time-of-arrival (ToA) measurement.
The chip operates in a shutter-based data acquisition mode, adapted to the beam conditions ex-
pected at CLIC, and also implements power pulsing of several digital-to-analog converters (DACs)
in the pixel matrix. Since the chip was fabricated as part of a multi-project wafer run, a major
challenge to overcome was bump bonding of the ASIC at single-chip level with 25 µm pitch.
First promising results from laboratory and test beam measurements have recently been pre-
sented [9], including a spatial resolution of σSP ≈ 5µm at a sensor thickness of 130 µm. This
indicates that the target resolution for the CLIC vertex detector of 3 µm is not achievable with
50 µm thick standard planar silicon sensors at a pixel pitch of 25 µm.
4.2 Power Pulsing of Front-End Electronics
Owing to their beam structure, linear colliders have a very low duty cycle; At CLIC collisions
occur during less than 0.01 ‰ of the time. The idea to save power by switching some parts of the
front-end electronics into a lower-power idle state between bunch trains is therefore attractive and
has been studied in the past [10].
Several ASICs such as Timepix3 [11, 12], CLICpix, CLICpix2 and CLICTD implement power
pulsing functionality for different parts of the circuitry, and the power pulsing behavior of the
CLICpix2 prototype has been studied in detail as a function of different parameters [13]. Here,
power pulsing of the analog front-end in the pixel cells is implemented by multiplexing the supply
currents to the relevant components between two DACs. One DAC provides the full current to
operate the front-end (high-power state) while the other DAC provides a significantly reduced
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current for the low-power idle state. For CLICpix2 only the preamplifier and discriminator can
be switched. An inclusion of further DACs into the power pulsing scheme can be envisaged for
future chip versions.
When ramping up the current on the preamplifier and shaper, a so-called power-on response
from the pixel front-end is expected, and depending on the low-power level it takes several mi-
croseconds for the chip to become quiet and ready for data acquisition. For the default values of
the low-power state in CLICpix2, this delay is measured to be 6 µs, while reducing the low-power
state to zero increases this time to about 55 µs. However, when calculating the average analog
power consumption over a full CLIC accelerator cycle, the low-power idle state is the dominating
factor and outweighs the time difference in the high-power state.
A total reduction of the analog power consumption by a factor five from 980 mW/cm2 to
190 mW/cm2 has been measured. With inclusion of additional DACs in the power pulsing, a
reduction by a factor 80 can be achieved, leaving the chip with a total analog power consumption
of less than 12 mW/cm2.
4.3 Hybridization with Anisotropic Conductive Film
Alternatives to conventional solder-bump bonding of hybrid pixel detector assemblies are stud-
ied to overcome the problems related to cost and limitation of the pixel pitch. One approach of
replacing solder balls is hybridization using anisotropic conductive film [14]. Here, conductive
micro-particles with a diameter of about 3 µm are randomly distributed over an adhesive film with
a thickness of about 18 µm. On the readout ASIC and sensor, bond pads are formed using an
electroless nickel immersion gold (ENIG) process.
By applying force, the adhesive film is squeezed and the micro-particles between the bond
pads of the two dies are deformed and establish an electrical connection. This technique is widely
used e.g. in the LCD display manufacturing industry along one dimension. The challenge for its
application to silicon pixel detectors is to optimize the parameters such as tacking force, film thick-
ness, micro-particle diameter and quantity for a uniform distribution in two dimensions. Currently
this endeavor is in an early R&D phase. Promising first results have been achieved using glass sam-
ples as well as ASIC-to-ASIC assemblies for cross-sections allowing visual inspection of particle
distribution and bonding, as well as dedicated test structures for yield and resistance measurements.
5. Monolithic Pixel Detectors
In contrast to hybrid pixel detectors, monolithic detectors combine sensing element and elec-
tronics circuits in the same wafer. In order to achieve a sizable depletion volume and therefore a
fast signal formation, the electronics need to be shielded with deep wells from the higher voltages
applied to the sensitive volume. There are different possibilities to arrange the collection electrode
with respect to the electronics. When the shielding well encloses the pixel front-end electronics
completely and also acts as collection electrode, a high voltage can be applied to the wafer sub-
strate leading to a large depletion zone. However, at the same time the capacitance of the electrode
is rather large, which leads to a comparatively high power consumption and lower signal to noise
ratio. Alternatively, a small collection electrode can be placed next to the shielding well, which
reduces the input capacitance leading to a low noise and power consumption. Here, only smaller
4
Silicon Vertex & Tracking Detectors for CLIC Simon Spannagel
CLICdp
work in progress
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Figure 2: Laboratory calibration of threshold equalization and energy for the CLICTD prototype:
Pixel threshold distribution before and after equalization (left). Threshold calibration of CLICTD
using florescence X-rays from different target materials (right).
voltages can be applied and the depleted region is formed by using a high-resistivity epitaxial layer.
Process modifications allow full lateral depletion also in these designs [15] by adding an additional
deep N-layer. This allows using higher backside bias due to a better isolation of the electronics by
the depleted region.
5.1 The CLICTD Prototype
The CLICTD prototype is a fully-integrated sensor designed for the requirements of the CLIC
tracking detector [16, 17], fabricated in a 180 nm CMOS imaging process with a small N-well
collection electrode on a 30 µm thick P-type high-resistivity epitaxial layer. Two different sensor
designs have been produced, one with a uniform N-layer implantation, the other one with additional
gaps along one dimension to reduce collection time and in-channel charge sharing.
The chip features a matrix with 16× 128 pixels with a pitch of 300 µm×30 µm and a total
sensitive area of 4.8 mm×3.84 mm. It is operated in a shutter-based mode suitable for linear
colliders. The analog front-end of each pixel is divided into eight sub-pixels along the 300 µm
pitch to ensure prompt charge collection. The digital front-end provides 8-bit ToA and 5-bit ToT
measurements, combining the sub-pixel comparator outputs through a global OR, as well as the hit
patterns of the sub-pixels.
5.2 Laboratory Calibration
Initial laboratory tests of the chip have shown that the ASIC can be operated as expected. It
has been observed that the circuitry in the P-wells is sensitive to the applied bias voltages. This
results in a correlation between the circuitry response and the sensor operation parameters, and
various parameters of the chip have to be tuned for every setting of the bias voltages.
The per-pixel threshold can be equalized over the matrix by using local adjustments as shown
in Figure 2 (left). The threshold as well as the ToT response of the chip have been calibrated on
a pixel-by-pixel basis using the characteristic Kα X-ray lines of different materials such as iron,
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CLICdp
work in progress
(a) Spatial residual telescope - CLICTD
CLICdp
work in progress
(b) Time residual Timepix3 - CLICTD
Figure 3: Spatial and time residuals of CLICTD as recorded by the online data quality monitor
during test beam measurements.
copper and calcium as shown in Figure 2 (right). A threshold dispersion of 25 electons and a pixel
noise RMS of 13 electons have been measured, other parameters are being investigated.
5.3 First Test Beam Results
Recently, first test beam campaigns with CLICTD have successfully been conducted at the
DESY T21 beam line using a 5.4 GeV e− beam and first residual plots are shown in Figure 3.
Reference tracks have been recorded using the DATURA telescope [18] and additional timing
information was provided by a Timepix3 plane placed downstream of the setup.
In CLICTD, the ToA is measured with respect to the closing of the acquisition shutter. With
a random arrival time of the beam particles, the maximum shutter length is limited to 2.5 µs by the
size of the 8-bit ToA counter. In order to overcome this limitation, the scintillator trigger indicating
the particle arrival has been used to close the shutter of the detector, leading to a fixed distance
in time between the two events while allowing to open the shutter already much earlier and thus
increasing the data taking efficiency.
The full analysis of the data is currently under way and more test beam campaigns are sched-
uled to investigate the different effects observed in laboratory measurements and to study the de-
tector performance for inclined particle tracks.
6. Tools for Silicon Detector R&D
Versatile tools are required to qualify different prototypes and to investigate the large variety
of silicon detector technologies under consideration for the CLIC vertex and tracking detectors.
Several tools have been developed within the CLICdp collaboration over the past years and will be
described briefly in the following sections. They have proven their flexibility and performance and
are used by other groups in the silicon detector R&D community.
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6.1 Pixel Detector Data Acquisition with Caribou
Developing a new silicon detector requires significant effort for preparing the readout hardware
and software for the prototype to be operated in the laboratory and test beams. The Caribou DAQ
system [19] has been developed to significantly reduce the effort and cost involved in designing
such a system from scratch for every new chip. It combines programmable logic and a processing
system by utilizing a System-on-Chip (SoC) platform and thereby brings unprecedented flexibility
to the DAQ design. An interface card connects the SoC with the detector prototype, housing power
supplies for biasing as well as DACs and ADCs for setting and measuring operational parameters,
test pulses, etc. The system is completed by a set of configurable firmware blocks for commonly
used functionality as well as the DAQ software Peary. The latter is fully integrated into the EU-
DAQ2 framework [20] and no further work is required to operate new prototypes in complex test
beam environments. The FPGA fabric is available for detector control and data handling, while the
CPU runs a full Linux distribution providing the possibility to directly interact with the detector via
command line tools or the EUDAQ2 producer. The system already supports a large set of different
prototypes, including H35Demo [21], ATLASPix1–3 [22], CLICTD, CLICpix2 and C3PD [23].
6.2 Test Beam Data Reconstruction with Corryvreckan
The complexity of test beam data reconstruction lies in the combination of very different de-
tectors, many of them in prototyping stage only, with varying readout schemes. Especially when
combining trigger-based detectors designed for the LHC and frame-based detectors for linear col-
liders, a flexible offline event building algorithm is required. For this purpose, the Corryvreckan
reconstruction and analysis framework has been developed [24]. It is a flexible, highly config-
urable software with a modular structure designed to reconstruct and analyze both test beam and
laboratory data. Special emphasis has been put on providing a detailed documentation in form of a
user manual and in-code class documentation. It provides full integration of EUDAQ2 and is able
to directly read data from any detector recorded in this format. The framework is capable of us-
ing timing information for clustering and tracking when available. For alignment the Millepede-II
algorithm is implemented [25].
Corryvreckan has been used extensively in the test beams carried out for the prototypes pre-
sented above. Most notably, it has performed very well when combining data from the data-driven
Timepix3, the rolling shutter DATURA telescope and the frame-based CLICTD devices. For syn-
chronizing the different devices, a common clock and start signal (T0) as well as trigger information
can be used. Support for advanced track models such as General Broken Lines [26] is currently
under development.
6.3 Silicon Detector Monte Carlo Simulation with Allpix2
Understanding the detector performance of prototypes and optimizing their design before pro-
duction requires a Monte-Carlo simulation of the full detection chain, including stochastic effects
and fluctuations in the signal formation and digitization as well as the production of secondary
particles. For this purpose, the Allpix2 [27] simulation framework has been developed within the
CLICdp collaboration, with the aim to provide a generic simulation platform for silicon detec-
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tors which eases the implementation of new simulation models, provides an interface to custom
electrostatic field simulations, and which is well documented to lower the barrier for new users.
The framework has seen almost 20 feature and patch releases since its first stable release in
summer 2017, and has found wide-spread use within and outside of high-energy particle physics.
7. Summary & Outlook
The experimental conditions at CLIC, a proposed linear e+e− collider, pose unique challenges
to silicon detectors such as an excellent spatial and time resolution while maintaining a minimal
material budget. A comprehensive R&D program is underway for silicon detectors at CLIC, en-
compassing different technologies and detector concepts. Dedicated prototypes have been devel-
oped and qualified in laboratory and test beam measurements. The measurements have shown that
most initial requirements are already achievable with the technology available today, but further
effort concerning detector integration is necessary and the spatial resolution of 3 µm at a sensor
thickness of 50 µm still has to be reached. A set of versatile tools for simulation, data acquisition
and reconstruction has been developed as part of the R&D efforts, which are by now widely used
in the silicon detector community.
Many developments are still ongoing, such as the qualification of anisotropic conductive film
as hybridization method, and test beam campaigns are planned to qualify prototypes.
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